Posts

How Customized Foundation IP Is Redefining Power Efficiency and Semiconductor ROI

  How Customized Foundation IP Is Redefining Power Efficiency and Semiconductor ROI As AI workloads expand from hyperscale data centers to battery-powered edge devices, semiconductor companies face a structural shift: transistor scaling alone is no longer sufficient to meet performance-per-watt targets. At advanced nodes such as 2nm, the marginal gains from geometry shrink must be amplified through architectural, IP-level, and EDA-driven optimizations. This is where Synopsys Foundation IP is redefining how SoC teams approach power efficiency and long-term return on investment (ROI). Rather than treating IP as fixed building blocks, Foundation IP enables customization aligned to application-specific constraints—integrated tightly with advanced EDA optimization flows. Real-world engagements illustrate how this methodology delivers measurable system-level impact. Hyperscale Compute: Power-Efficient 2nm SoCs For hyperscale AI and cloud infrastructure providers, compute density...
Post a Comment
Read more

Siemens EDA Accelerates Custom IC Design with Additive Learning

Image
  Siemens EDA Accelerates Custom IC Design with Additive Learning Custom IC design teams are under constant pressure to achieve SPICE-accurate, variation-aware verification —while reducing turnaround time across iterative design cycles. Traditional Monte Carlo approaches are too slow, and approximation techniques often miss outliers or non-Gaussian behavior. A recent webinar highlighted how additive learning is transforming this workflow within the Solido Custom IC Platform. The Challenge in Custom IC Verification Modern analog and mixed-signal designs require: Full PVT corner coverage Monte Carlo variation analysis High-sigma yield verification Frequent re-verification due to: PDK updates Transistor sizing changes Added corners Simulator revisions Each iteration traditionally requires re-running expensive simulation campaigns, extending project timelines significantly. The Additive Learning Approach Within the Solido Design Environment: PV...
Post a Comment
Read more

Giving AI Agents Access to a Compiled Design and Verification Database

Image
  Giving AI Agents Access to a Compiled Design and Verification Database By Tom Anderson | February 12, 2026 Categories: AMIQ EDA, EDA Introduction AI-assisted design and verification is moving quickly from experimentation to practical deployment. However, one major limitation persists: large language models (LLMs) lack deep, project-specific understanding of hardware designs and domain-specific languages. To address this gap, AMIQ EDA has introduced the DVT MCP Server , a product that exposes its compiled design and verification database to external AI agents using the Model Context Protocol (MCP) . The result is more accurate AI-generated code, fewer hallucinations, and compiler-backed semantic correctness. I recently spoke with Gabriel Busuioc, AI Assistant team leader at AMIQ EDA, to better understand how this new capability reshapes AI-assisted chip development. The Core Problem: AI Without Context Hardware engineers are increasingly using AI tools to generate and m...
Post a Comment
Read more

The Risk of Not Optimizing Clock Power

Image
  The Risk of Not Optimizing Clock Power Categories: ClockEdge, EDA Introduction Clock power is rarely the issue design teams expect to limit advanced-node chips. Yet in many modern designs, over-driven clock networks quietly consume a disproportionate share of total power , erode thermal headroom, and can even restrict achievable performance. All of this often happens while traditional sign-off metrics are met—allowing inefficient clock trees to remain locked in through tapeout. Because clock signals toggle continuously and span the entire chip, inefficiencies compound relentlessly. Once committed to silicon, these costs are paid every cycle, in every device, for the lifetime of the product . This makes clock power a hidden but serious design risk. Power as a Silent Constraint Power has become a dominant constraint in advanced semiconductor design, shaping what performance, form factor, and differentiation are realistically achievable. While significant effort is invested in...
Post a Comment
Read more

Weebit Nano Reports on 2025 Targets

Image
  Weebit Nano Reports on 2025 Targets Categories: IP, Weebit Nano Introduction In early January 2026, Weebit Nano Ltd. (ASX: WBT) released a detailed update on its progress against the commercial and technical objectives set at its 2024 Annual General Meeting. The report highlights a pivotal year for the company as it moved decisively from an R&D-focused organization toward broader commercialization of its embedded Resistive RAM (ReRAM) technology. Overall, Weebit’s 2025 results demonstrate strong execution across licensing, customer engagement, and technology qualification—key pillars for long-term success in semiconductor IP. Major Commercial Milestones A central achievement in 2025 was Weebit Nano’s success in securing technology licensing agreements with Tier-1 semiconductor manufacturers . The company signed licensing deals with onsemi and Texas Instruments , representing a major endorsement of its ReRAM IP by established global players. These agreements allow We...
Post a Comment
Read more

Curbing Soaring Power Demand Through Foundation IP

Image
  Curbing Soaring Power Demand Through Foundation IP By Bernard Murphy | January 21, 2026 Categories: AI, Automotive, EDA, IoT, IP, Synopsys Introduction: Power Is the New Constraint Power consumption has become one of the most pressing challenges in modern electronics. From AI-driven datacenters reshaping regional energy economics to battery-powered consumer and IoT devices struggling to extend operating life, the demand for higher performance continues to collide with strict power budgets. Without fundamental advances in enabling technologies, innovation risks being throttled by energy cost, thermal limits, and sustainability concerns. At the heart of addressing this challenge lies foundation IP —the embedded memories, logic libraries, I/Os, and non-volatile memories that underpin every system-on-chip. Power-optimized foundation IP is emerging as a critical lever to rein in energy consumption without sacrificing performance, area, or cost. Why Foundation IP Matters for Powe...
Post a Comment
Read more

Verifying RISC-V Platforms for Space

Image
  Verifying RISC-V Platforms for Space Breker Verification Systems and the Case for Bullet-Proof Verification Categories: AI, Breker Verification Systems, EDA, RISC-V The New Space Economy Demands Absolute Reliability The space industry is undergoing a dramatic transformation. Launch costs to Low Earth Orbit (LEO) have fallen from nearly $20,000/kg to around $2,000/kg , driven by commercial competition led by players such as SpaceX, and costs are projected to fall even further. This shift has unlocked entirely new opportunities—most notably large-scale satellite constellations enabling global SATCOM, broadband, and IoT connectivity from providers such as Starlink, Amazon’s LEO initiative, and similar efforts underway in China. Standardization efforts through 3GPP , already visible in 5G-Advanced and expected to mature in 6G, are accelerating interoperability. This makes direct-to-smartphone satellite communication a realistic, mainstream capability rather than a niche emergen...
Post a Comment
Read more